



nooneyra ayana.







VSA, Iref, ID, AND 20ms TIMER OUTPUT VSA(2V/div, 6V) n×Iref(10A/div, 30A) 20ms TIMER ID(10A/div, 30A n×Iref

TIME (10msec/div)

ENLARGEMENT

12.5V, 21W \* 2, START, 20ms TIMER

FIG.5







FIG.6




TIME  $(10.0 \,\mu\,\text{sec/div})$ 






TIME  $(10.0 \,\mu \,\text{sec/div})$ 


FIG.9 VSA, Iref, ID, AND INPUT SIGNAL SW1 INPUT SIGNAL



TIME (50  $\mu$  sec/div)





TIME (10.0  $\mu$  sec/div)





noongora nyanna


TIME  $(100 \,\mu\,\text{sec/div})$ 













TIME  $(10 \mu \text{ sec/div})$ 




TIME (50msec/div)

**FIG.18** 




TIME  $(20 \mu \text{ sec/div})$ 

FIG.19




TIME  $(20 \,\mu\,\text{sec/div})$ 


VSA, Iref, ID, AND GATE DRIVING SIGNAL



TIME  $(20 \mu \text{ sec/div})$ 








TIME  $(10 \,\mu\,\text{sec/div})$ 

FIG.23



TIME  $(10 \,\mu \,\text{sec/div})$ 

FIG.24

